An Analytical Evaluation of Tiling for Stencil Codes with Time Loop

  • Authors:
  • Claudia Leopold

  • Affiliations:
  • -

  • Venue:
  • IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
  • Year:
  • 2002

Quantified Score

Hi-index 0.00

Visualization

Abstract

Stencil codes such as the Jacobi, Gau脽-Seidel, and red-black Gau脽-Seidel kernels are among the most time-consuming routines in many scientific and engineering applications. The performance of these codes critically depends on an efficient usage of caches, and can be improved by tiling. Several tiling schemes have been suggested in the literature; this paper gives an overview and comparison. Then, in the main part, we prove a lower bound on the number of cold and capacity misses. Finally, we analyze a particular tiling scheme, and show that it is off the lower bound by a factor of at most six. Our results show up limitations to the speedup that can be gained by future research.