Matrix datapath architecture for an iterative 4x4 MIMO noise whitening algorithm

Authors:
Geoff Knagge;David Garrett;Sivarama Venkatesan;Chris Nicol
Affiliations:
University of Newcastle, North Ryde, NSW, Australia;Bell Labs Research (Lucent Technologies), North Ryde, NSW, Australia;Bell Labs Research (Lucent Technologies), North Ryde, NSW, Australia;Bell Labs Research (Lucent Technologies), North Ryde, NSW, Australia
Venue:
Proceedings of the 13th ACM Great Lakes symposium on VLSI
Year:
2003

Citing 1
Cited 1

On Limits of Wireless Communications in a Fading Environment when UsingMultiple Antennas

Wireless Personal Communications: An International Journal

A VLSI 8 × 8 MIMO Near-ML Detector with Preprocessing

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes a power, speed and area efficient VLSI implementation of a noise whitening algorithm for a 4x4 MIMO channel. The architecture combines innovative use of Hermitian matrices to streamline the iterative calculations, with a 4x1 matrix row-column multiplier as the core component. The optimisations in the datapath reduce the power and latency needed to implement the algorithm. The Booth recoded complex multipliers use logic sharing to reduce power and complexity, and incorporate low-power sleep logic that does not increase the critical path. The design has been successfully synthesised in a 0.18μm, 1.8V CMOS technology, and has the potential to be adapted to other applications requiring matrix multiplication.