Automatic parallelization for symmetric shared-memory multiprocessors

  • Authors:
  • Jyh-Herng Chow;Leonard E. Lyon;Vivek Sarkar

  • Affiliations:
  • Application Development Technology Institute, IBM Software Solutions Division;Application Development Technology Institute, IBM Software Solutions Division;Application Development Technology Institute, IBM Software Solutions Division

  • Venue:
  • CASCON '96 Proceedings of the 1996 conference of the Centre for Advanced Studies on Collaborative research
  • Year:
  • 1996

Quantified Score

Hi-index 0.00

Visualization

Abstract

The trend in workstation hardware is towards symmetric shared-memory multiprocessors (SMPs). User expectations are for (largely) automatic exploitation of parallelism on an SMP, similar to automatic exploitation of modern processor features such as caches and instruction scheduling.In this paper, we present our solution to automatic SMP parallelization. Our solution is unique in its robust support for unbalanced processor loads and nesting of parallel loops and parallel sections, in conjunction with its tight integration with high-order transformations for improved uniprocessor performance, so that the speedup due to parallelism is truly a multiplicative speedup over highly optimized uniprocessor execution times.