A New VLSI Vector Arithmetic Coprocessor for the PC

Authors:
Christoph Baumhof
Affiliations:
-
Venue:
ARITH '95 Proceedings of the 12th Symposium on Computer Arithmetic
Year:
1995

Citing 0
Cited 3

A Family of Variable-Precision Interval Arithmetic Processors

IEEE Transactions on Computers
The fused multiply-add instruction leads to algorithms for extended-precision floating point: applications to java and high-performance computing

CASCON '99 Proceedings of the 1999 conference of the Centre for Advanced Studies on Collaborative research
Self-Alignment Schemes for the Implementation of Addition-Related Floating-Point Operators

ACM Transactions on Reconfigurable Technology and Systems (TRETS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

A new vector arithmetic coprocessor MIM XPA3233 with integrated PCI bus interface has been developed in CMOS VLSI technology. The chip performs dot products of vectors with components of the IEEE double data format to full accuracy or with only one final rounding. Details on the realisation of the multiplication, accumulation and carry resolution processes are discussed. Performance data and some details about the actual VLSI realisation are presented. Software support for the coprocessor is available in the programming languages PASCAL-XSC and C-XSC or from a special C subroutine library. Programming examples are shown using PASCAL-XSC and C.