A Unidirectional Bit Serial Systolic Architecture for Double-Basis Division over GF(2m)

Authors:
Amir K. Daneshbeh;M. A. Hasan
Affiliations:
-;-
Venue:
ARITH '03 Proceedings of the 16th IEEE Symposium on Computer Arithmetic (ARITH-16'03)
Year:
2003

Citing 0
Cited 1

A Class of Unidirectional Bit Serial Systolic Architectures for Multiplicative Inversion and Division over {\rm GF}(2^m)

IEEE Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

A unidirectional bit serial systolic architecture for division over Galois field GF(2m) is presented which uses both triangular and polynomial basis representations. It is suitable for hardware implementations where the dimension of the field is large and may vary. This is the typical case for cryptographic applications. This architecture is simulated in Verilog-HDL and synthesized for a clock period of 1.4 ns using Synopsys. The time and area complexities are truly linear, since no carry propagation structures are present, and the complexity measures are equivalent or excel the best designs proposed so far.