Asynchronous SRT Dividers: The Real Cost

Authors:
H. Boutamine;A. Guyot;B. Elhassan;M. Renaudin
Affiliations:
TIMA Laboratory, Institut National Polytechnique de Grenoble, 46, Avenue Félix Viallet - F38031 Grenoble Cedex, France;TIMA Laboratory, Institut National Polytechnique de Grenoble, 46, Avenue Félix Viallet - F38031 Grenoble Cedex, France;CNET, France Telecom, BP98, Chemin du Vieux Chêne F38243 Meylan Cedex, France;CNET, France Telecom, BP98, Chemin du Vieux Chêne F38243 Meylan Cedex, France
Venue:
EDTC '96 Proceedings of the 1996 European conference on Design and Test
Year:
1996

Performance of iterative computation in self-timed rings

Journal of VLSI Signal Processing Systems - Special issue: asynchronous circuit design for VLSI signal processing
Algorithms for Synthesis and Testing of Asynchronous Circuits

Algorithms for Synthesis and Testing of Asynchronous Circuits
A Self-Timed Divider Using RSD Number System

ICCS '94 Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors
A CMOS VLSI Implementation of an Asynchronous ALU

Proceedings of the IFIP WG10.5 Working Conference on Asynchronous Design Methodologies

Hi-index	0.00