A Scalable BIST Architecture for Delay Faults

  • Authors:

  • Martin Keim;Ilia Polian;Harry Hengster;Bernd Becker

  • Affiliations:

  • -;-;-;-

  • Venue:
  • ETW '99 Proceedings of the 1999 IEEE European Test Workshop
  • Year:
  • 1999

Quantified Score

Hi-index 0.00

Visualization

Abstract

We present a scalable BIST (Built-In Self Test) architecture that provides a tunable trade-off between on-chip area demand and test execution time for delay fault testing. So, the architecture can meet test execution time requirements, area requirements, or any target in between.Experiments show the scalability of our approach, e.g. that considerably shorter test execution time can be achieved by storing only a few additional input vectors of the BIST architecture. The gain of test execution time possible with the proposed method ranges from a factor of 2 up to a factor of more than 800000.