A highly scalable system utilizing up to 128 PA-RISC processors

Authors:
T. Brewer
Affiliations:
-
Venue:
COMPCON '95 Proceedings of the 40th IEEE Computer Society International Conference
Year:
1995

Citing 0
Cited 4

Characterizing Distributed Shared Memory Performance: A Case Study of the Convex SPP1000

IEEE Transactions on Parallel and Distributed Systems
Effects of architectural and technological advances on the HP/Convex Exemplar's memory and communication performance

Proceedings of the 25th annual international symposium on Computer architecture
Comparing the effectiveness of fine-grain memory caching against page migration/replication in reducing traffic in DSM clusters

Proceedings of the twelfth annual ACM symposium on Parallel algorithms and architectures
Configuration Independent Analysis for Characterizing Shared-Memory Applications

IPPS '98 Proceedings of the 12th. International Parallel Processing Symposium on International Parallel Processing Symposium

Quantified Score

Hi-index	0.00

Visualization

Abstract

A highly scalable system implementing Convex's Exemplar Architecture has been designed. The system allows up to 128 Hewlett-Packard processors to efficiently cooperate together. All processors may be used together to substantially decrease the time-to-solution for large applications, or the processors may be used in smaller subsets in a time-sharing parallel environment. The system has many features which enhance the parallel usability of the system. These features include globally shared memory, interconnect caches, memory massed semaphores, and hardware messaging support.