High Level Synthesis for Designing Custom Computing Hardware

Authors:
Goran Doncev;Miriam Leeser;Shantanu Tarafdar
Affiliations:
-;-;-
Venue:
FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
Year:
1998

Citing 0
Cited 3

Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs

Proceedings of the conference on Design, automation and test in Europe
An automated, efficient and static bit-width optimization methodology towards maximum bit-width-to-error tradeoff with affine arithmetic model

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Compiling for reconfigurable computing: A survey

ACM Computing Surveys (CSUR)

Quantified Score

Hi-index	0.00

Visualization

Abstract

We apply High Level Synthesis (HLS) to the design of FPGA based computing systems. HLS allows for a level of design space exploration unrealizable with Register Transfer Level (RTL) techniques. The use of HLS tools allow designers to prototype their designs with high quality results and fast turn around times. Our design flow makes use of Synopsys Behavioral Compiler (BC) followed by logic synthesis to map designs onto the Altera RIPP10 board. We illustrate our approach with a case study: the design of a DTMF receiver from a high-level behavioral description down to implementation on the RIPP10 board. We were able to design working hardware, meet our delay constraints and achieve 90\% utilization of the available FPGAs. The final design had approximately 90,000 gate equivalents.