Implementing a Simple Continuous Speech Recognition System on an FPGA

Authors:
S. J. Melnikoff;S. F. Quigley;M. J. Russell
Affiliations:
-;-;-
Venue:
FCCM '02 Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Year:
2002

Citing 0
Cited 4

Layout aware optimization of high speed fixed coefficient FIR filters for FPGAs

International Journal of Reconfigurable Computing
FPGA implementation for GMM-based speaker identification

International Journal of Reconfigurable Computing - Special issue on selected papers from the southern programmable logic conference (SPL2010)
Domain-Specific Optimization of Signal Recognition Targeting FPGAs

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
A GMM-based speaker identification system on FPGA

ARC'10 Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

Speech recognition is a computationally demanding task, particularly the stage which uses Viterbi decoding for converting pre-processed speech data into words or sub-word units. Wepresent an FPGA implementations of the decoder based on continuous hidden Markov models (HMMs) representing monophones, and demonstrate that it can process speech 75times real time, using 45% of the slices of a Xilinx Virtex XCV1000.