Automated verification of temporal properties specified as state machines in VHDL

Authors:
Y. V. Hoskote;J. A. Abraham;D. S. Fussell
Affiliations:
-;-;-
Venue:
GLSVLSI '95 Proceedings of the Fifth Great Lakes Symposium on VLSI (GLSVLSI'95)
Year:
1995

Citing 0
Cited 2

Causality based generation of directed test cases

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Simulation Based Validation Of Authentication Protocols

Journal of Integrated Design & Process Science

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a new verification methodology to prove that a high level HDL description of a synchronous sequential circuit satisfies certain desired behavior or that it is free of certain malicious behavior. The correctness specifications are modeled as state machines with some transitions having unspecified inputs. We show that this suffices for specification of a large class of properties, including both safety and liveness properties. The properties are described as VHDL programs to enable the designer to simulate them for sample inputs and gain some measure of confidence in their correctness. Experimental results are presented for the Viper microprocessor.