A relational model of data for large shared data banks
Communications of the ACM
A microprogrammed keyword transformation unit for a database computer
MICRO 10 Proceedings of the 10th annual workshop on Microprogramming
The architecture of CASSM: A cellular system for non-numeric processing
ISCA '73 Proceedings of the 1st annual symposium on Computer architecture
Structure memory designs for a database computer
ACM '77 Proceedings of the 1977 annual conference
The design and performance of a database computer.
The design and performance of a database computer.
A parallel pipelined relational query processor
ACM Transactions on Database Systems (TODS)
Concepts and capabilities of a database computer\
ACM Transactions on Database Systems (TODS)
ACM Computing Surveys (CSUR)
The effect of target applications on the design of database machines
SIGMOD '81 Proceedings of the 1981 ACM SIGMOD international conference on Management of data
The access control mechanism of a database computer (DBC)
CAW '80 Proceedings of the fifth workshop on Computer architecture for non-numeric processing
A methodology for supporting existing CODASYL databases with new database machines
ACM '78 Proceedings of the 1978 annual conference - Volume 2
Exploiting parallelism for the performance enhancement of non-numeric applications
AFIPS '82 Proceedings of the June 7-10, 1982, national computer conference
Hi-index | 0.00 |
The design of a mass memory for a database computer (DBC) is described. The DBC, a specialized back-end computer, is capable of managing 10**9 to 10**10 bytes of data and can support multiple data models with minimal software in the front-end computer. The design is based on moving-head disk technology which is perceived to be the most cost-effective technology for supporting such large volumes of on-line data. The design calls for certain key modifications in existing modes of disk component usage in an effort to incorporate a high degree of intelligence in the device and to enhance its throughput. These modifications pertain to activating concurrently all of the read/write heads available on an access mechanism and to the processing of data on-the-fly by associating a processing element with each read/write head.