An Algorithm to Design the Memory Configuration of a Computer Network
Journal of the ACM (JACM)
Computer Interconnection Structures: Taxonomy, Characteristics, and Examples
ACM Computing Surveys (CSUR)
ACM Transactions on Programming Languages and Systems (TOPLAS)
A distributed function computer for real-time control
ISCA '75 Proceedings of the 2nd annual symposium on Computer architecture
Multiprocessor hardware: An architectural overview
ACM '80 Proceedings of the ACM 1980 annual conference
| Hi-index | 0.00 |
This paper describes the interconnection scheme devised for an advanced Air Force system concept called Distribution Processor/Memory (DP/M) in which topologically irregular networks of small computers are used to perform avionics processing. The interconnection scheme involves the use of a combination of global and point-to-point busses to handle message traffic in predominantly homogeneous systems of from 5 to 20 computers. The major features of the scheme are the use of biphase bit-serial transmission, associatively addressed messages, and a method for reconfiguration of the point-to-point communications paths under program control. It is expected that the scheme may have general applicability to other distributed processing systems, particularly other real-time systems employing limited-capability processors.