Performance simulation as a tool in central processing unit design

Authors:
Cheryl A. Wiecek;Simon C. Steely, Jr.
Affiliations:
Digital Equipment Corporation, Tewksbury, Massachussets;Digital Equipment Corporation, Tewksbury, Massachussets
Venue:
SIGMETRICS '79 Proceedings of the 1979 ACM SIGMETRICS conference on Simulation, measurement and modeling of computer systems
Year:
1979

Citing 2
Cited 1

Performance Evaluation and Monitoring

ACM Computing Surveys (CSUR)
Performance evaluation of highly concurrent computers by deterministic simulation

Communications of the ACM

V-Compiler: a next-generation tool for microprogramming

AFIPS '81 Proceedings of the May 4-7, 1981, national computer conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

Performance analysis has always been considered important in computer design work. The area of central processing unit (CPU) design is no exception, where the successful development of performance evaluation tools provides valuable information in the analysis of design tradeoffs. Increasing integration of hardware is producing more complicated processor modules which add to the number of alternatives and decisions to be made in the design process. It is important that these modules work together as a balanced unit with no hidden bottlenecks. This paper describes a project to develop performance simulation as an analysis tool in CPU design. The methodology is first detailed as a three part process in which a performance simulation program is realized that executes an instruction trace using command file directions. Discussion follows on the software implemented, applications of this tool in CPU design, and future goals.