Recursive microprogramming in a syntax recognizer

  • Authors:
  • Yaohan Chu

  • Affiliations:
  • -

  • Venue:
  • MICRO 6 Conference record of the 6th annual workshop on Microprogramming
  • Year:
  • 1973

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper describes the microprogrammed architecture of a top-down syntax recognizer using the recursive descent technique for illustrating recursive microprogramming. The recognizer is implemented by a microprogram. The micro-instructions have a vertical format. Recursive microprogramming is described in implementing the recognizer. The microprogram is first described without and then with considerations of timing and synchronization. In a direct-execution high-level language processor, recognition of the hlgh-level language syntax is an important function. The use of the recursive descent technique for syntax recognition gives an orderly structure of the recognition algorithm. For the purpose of illustrating recursive microprogramming, this paper presents the hardware architecture of a vertically microprogrammed processor where recursive micro-subroutines together with a read-write control memory are used.