Patchable control store for reduced microcode risk in a VLSI VAX microcomputer

Authors:
Richard E. Calcagni;Will Sherwood
Affiliations:
-;-
Venue:
MICRO 17 Proceedings of the 17th annual workshop on Microprogramming
Year:
1984

Citing 1
Cited 2

Measurement and analysis of instruction use in the VAX-11/780

ISCA '82 Proceedings of the 9th annual symposium on Computer Architecture

ATUM: a new technique for capturing address traces using microcode

ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
DISE: a programmable macro engine for customizing applications

Proceedings of the 30th annual international symposium on Computer architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

A VLSI VAX microcomputer, which implements the native VAX computer architecture and instruction set, uses 16K by 40 bits of ROM control store. To decrease the cost of making changes to released microcode, the hardware supports a patching mechanism whereby control flow can be switched between the read-only control memory and a smaller writable control memory. This paper describes the system design considerations that led to the development of the patchable control store, actual implementation of the control store, the effectiveness of the patching scheme, and its impact on system performance.