Structuring of Parallel Algorithms
Journal of the ACM (JACM)
ACM Computing Surveys (CSUR)
A Survey of Some Theoretical Aspects of Multiprocessing
ACM Computing Surveys (CSUR)
Associative and Parallel Processors
ACM Computing Surveys (CSUR)
Associative Processor Architecture—a Survey
ACM Computing Surveys (CSUR)
A Survey of Parallel Machine Organization and Programming
ACM Computing Surveys (CSUR)
ACM Computing Surveys (CSUR)
Multiprocessor Organization—a Survey
ACM Computing Surveys (CSUR)
Deterministic Processor Scheduling
ACM Computing Surveys (CSUR)
Positive Experiences with a Multiprocessing System
ACM Computing Surveys (CSUR)
Experience Using Multiprocessor Systems—A Status Report
ACM Computing Surveys (CSUR)
Medusa: an experiment in distributed operating system structure
Communications of the ACM
Communications of the ACM - Special issue on computer architecture
Architecture of the IBM system/370
Communications of the ACM - Special issue on computer architecture
Communicating sequential processes
Communications of the ACM
Glypnir—a programming language for Illiac IV
Communications of the ACM
The parallel execution of DO loops
Communications of the ACM
Monitors: an operating system structuring concept
Communications of the ACM
Control structures in Illiac IV Fortran
Communications of the ACM
An ALGOL-based associative language
Communications of the ACM
SHARER, a time sharing system for the CDC 6600
Communications of the ACM
Some effects of the 6600 computer on language structures
Communications of the ACM
HYDRA: the kernel of a multiprocessor operating system
Communications of the ACM
Programming semantics for multiprogrammed computations
Communications of the ACM
Architecture of Distributed Computer Systems
Architecture of Distributed Computer Systems
The architecture of concurrent programs
The architecture of concurrent programs
AAPL: An Array Processing Language
Proceedings of the Sagamore Computer Conference on Parallel Processing
Implementation of Data Manipulating Functions on the STARAN Associative Processor
Proceedings of the Sagamore Computer Conference on Parallel Processing
The Implementation of APL on an Associative Processor
Proceedings of the Sagamore Computer Conference on Parallel Processing
Matrix Computations on an Associative Processor
Proceedings of the Sagamore Computer Conference on Parallel Processing
Multiprocessors and other parallel systems - an introduction and overview
Computer Architecture, Workshop of the Gesellschaft für Informatik
STARAN: An associative approach to multiprocessor architecture
Computer Architecture, Workshop of the Gesellschaft für Informatik
Design of a hierarchical multiprocessor system for multilevel parallel computation
Computer Architecture, Workshop of the Gesellschaft für Informatik
Experimental polyprocessor system (EPOS)—operating system
ISCA '79 Proceedings of the 6th annual symposium on Computer architecture
TASK forces: Distributed software for solving problems of substantial size
ICSE '79 Proceedings of the 4th international conference on Software engineering
An analysis of the Cray-1 computer
ISCA '78 Proceedings of the 5th annual symposium on Computer architecture
The architecture and system method of DDM1: A recursively structured Data Driven Machine
ISCA '78 Proceedings of the 5th annual symposium on Computer architecture
Programming Distributed Systems
ACM '78 Proceedings of the 1978 annual conference
Multiprocessor Architectures For Concurrent Programs
ACM '78 Proceedings of the 1978 annual conference
A multi-microprocessor computer system architecture
SOSP '75 Proceedings of the fifth ACM symposium on Operating systems principles
Overview of the Hydra Operating System development
SOSP '75 Proceedings of the fifth ACM symposium on Operating systems principles
StarOS, a multiprocessor operating system for the support of task forces
SOSP '79 Proceedings of the seventh ACM symposium on Operating systems principles
The ILLIAC IV FORTRAN compiler
Proceedings of the conference on Programming languages and compilers for parallel and vector machines
The Paralyzer: Ivtran's Parallelism Analyzer and Synthesizer
Proceedings of the conference on Programming languages and compilers for parallel and vector machines
Array processing on an array processor
Proceedings of the conference on Programming languages and compilers for parallel and vector machines
A language design for vector machines
Proceedings of the conference on Programming languages and compilers for parallel and vector machines
DMAP-a COBOL extension for associative array processors
Proceedings of the conference on Programming languages and compilers for parallel and vector machines
CFD — A FORTRAN-like language for the ILLIAC IV
Proceedings of the conference on Programming languages and compilers for parallel and vector machines
Movement of implicit parallel and vector expressions out of program loops
Proceedings of the conference on Programming languages and compilers for parallel and vector machines
Fortran for the Texas Instruments ASC system
Proceedings of the conference on Programming languages and compilers for parallel and vector machines
A Large Scale, Homogenous, Fully Distributed Parallel Machine, II
ISCA '77 Proceedings of the 4th annual symposium on Computer architecture
VAL- ORIENTED ALGORITHMIC LANGUAGE, PRELIMINARY REFERENCE MANUAL
VAL- ORIENTED ALGORITHMIC LANGUAGE, PRELIMINARY REFERENCE MANUAL
Parallel implementation of a single-assignment language
Parallel implementation of a single-assignment language
Speedup of iterative programs in multiprocessing systems.
Speedup of iterative programs in multiprocessing systems.
Techniques for reducing dependencies among instructions for a parallel single processor computer system.
The switching structure and addressing architecture of an extensible multiprocessor: cm*.
The switching structure and addressing architecture of an extensible multiprocessor: cm*.
Partitioning and cooperation in a distributed multiprocessor operating system: medusa
Partitioning and cooperation in a distributed multiprocessor operating system: medusa
Multiprocessor/distributed processing bibliography (in machine-readable form)
ACM SIGARCH Computer Architecture News
Hi-index | 0.00 |
Machines intended for parallel computations exhibit a wide variety of architectural designs, including pipeline, vector and array organizations, less traditional associative, data-flow and systolic organizations, and shared-memory MIMD organizations. It is not surprising, therefore, that the software support for these machines exhibits a wide variety of features reflecting the differing designs. Even within a single class of parallel machine, the system software used on different machines within that class may appear radically different. In part this variety arises because the design space for multiprocessor software is richer than for uniprocessor software; for example there are tradeoffs to be selected between performance and reliability, extensibility, fault-tolerance, etc., and the particular choice of design parameters can have a profound effect on the structure of the operating system. Another factor, however, which causes variety between different operating systems is that the costs of various design choices are known much less accurately than they are with uniprocessors, and thus individual multiprocessor operating systems may exhibit a great deal of experimental variability. Fortunately, the design principles are relatively well understood, and may be described in broad terms. In the case of special-purpose SIMD and associative machines, built with some particular set of applications in mind, a general-purpose host uniprocessor usually takes over most of the resource allocation and scheduling for both itself and for the special-purpose attached processor, which it treats as a peripheral. Consequently the support software on the special-purpose machine is relatively primitive. Since only a small number of programming techniques are appropriate for such machines, they are most easily provided to the programmer as machine-oriented extensions to conventional languages, though several systems have language processors which provide optimizers appropriate for the architecture.