Design and Implementation of Multiple Addresses Parallel Transmission Architecture for Storage Area Network

Authors:
Bin Meng;Patrick B. T. Khoo;T. C. Chong
Affiliations:
-;-;-
Venue:
MSS '03 Proceedings of the 20 th IEEE/11 th NASA Goddard Conference on Mass Storage Systems and Technologies (MSS'03)
Year:
2003

Citing 7
Cited 1

A generalized processor sharing approach to flow control in integrated services networks: the single-node case

IEEE/ACM Transactions on Networking (TON)
Efficient fair queueing using deficit round robin

SIGCOMM '95 Proceedings of the conference on Applications, technologies, architectures, and protocols for computer communication
A reliable and scalable striping protocol

Conference proceedings on Applications, technologies, architectures, and protocols for computer communications
End-to-end internet packet dynamics

IEEE/ACM Transactions on Networking (TON)
Fair queuing for aggregated multiple links

Proceedings of the 2001 conference on Applications, technologies, architectures, and protocols for computer communications
Data management and transfer in high-performance computational grid environments

Parallel Computing - Parallel data-intensive algorithms and applications
Striping within the network subsystem

IEEE Network: The Magazine of Global Internetworking

MiSC: a new availability remote storage system for mobile appliance

ICN'05 Proceedings of the 4th international conference on Networking - Volume Part II

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present a parallel transmission architecture for SAN. By using two schedulers on the destination and source addresses of packets, the load of multiple data flows between multiple devices can be balanced in an asymmetrical topology without using special hardware. The SAN performance could be scaled flexibly and additional fault tolerance feature is provided. The load balancing algorithms we provide can be easily implemented and the computation is efficient enough for high-speed transmission.