Increasing effective IPC by exploiting distant parallelism
ICS '99 Proceedings of the 13th international conference on Supercomputing
The Design of the PROMIS Compiler—Towards Multi-Level Parallelization
International Journal of Parallel Programming - Special issue on international symposium on high performance computing 1997, part I
A Parallelization Domain Oriented Multilevel Graph Partitioner
IEEE Transactions on Computers
Hi-index | 0.00 |
Source code parallelizers and instruction level parallelizers each have specific advantages. Usually, a compiler is designed to be one or the other based on the target architecture and/or algorithms. A compiler that is designed to generate near-optimal code for modern, multi-level machines must have the capabilities of both. This paper describes the prototype of the PROMIS compiler. The prototype was designed to show that loop level and instruction level parallelization can be combined to produce results better than either one alone. In addition, it shows how communication between the levels can produce additional speedup.