Formal Verification of a Snoop-Based Cache Coherence Protocol Using Symbolic Model Checking

  • Authors:

  • Srivatsan Srinivasan;Parminder Singh Chhabra;Praveen Kumar Jaini;Adnan Aziz;Lizy John

  • Affiliations:

  • -;-;-;-;-

  • Venue:
  • VLSID '99 Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance'
  • Year:
  • 1999

Quantified Score

Hi-index 0.00

Visualization

Abstract

Formal verification of cache coherence in a multiprocessor environment is essential in ascertaining the validity of a cache coherence protocol. Although a number of cache coherence verification techniques are available, very few authors have reported results on verification of cache coherence protocols using symbolic model checking. In this paper we present the verification of a three state snoopbased cache coherence protocol using model checking in VIS. As symbolic model checking is beset with the state explosion problem, directly verifying the protocol for large number of processors is infeasible. We have developed a set of modeling strategies that we found useful in verifying cache coherence of two to five processor configurations. In this paper, we report the techniques we adopted in modeling and verifying the protocol.