Experiments on FPRM Expressions for Partially Symmetric Logic Functions

Authors:
S. N. Yanushkevich;V. P. Shmerko;J. T. Butler;G. W. Dueck
Affiliations:
-;-;-;-
Venue:
ISMVL '00 Proceedings of the 30th IEEE International Symposium on Multiple-Valued Logic
Year:
2000

Citing 0
Cited 1

Reversible circuit synthesis of symmetric functions using a simple regular structure

RC'13 Proceedings of the 5th international conference on Reversible Computation

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper focuses on the fixed polarity Reed-Muller (FPRM) expression of multiple-valued logic (MVL) symmetric functions. In the FPRM expression, each variable occurs in exactly one complemented form. We show properties of the FPRM of partially symmetric functions and report experimental results for certain benchmark functions.