H. Cheong;A. V. Veidenbaum
-;-
A cache coherence scheme with fast selective invalidation
ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture