Lightweight set buffer: low power data cache for multimedia application

Authors:
Jun Yang;Youtao Zhang
Affiliations:
University of California, Riverside, Riverside, CA;The University of Texas at Dallas, Richardson, TX
Venue:
Proceedings of the 2003 international symposium on Low power electronics and design
Year:
2003

Citing 4
Cited 3

Cache design trade-offs for power and performance optimization: a case study

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
L1 data cache decomposition for energy efficiency

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design

A Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated Processors

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
A low energy cache design for multimedia applications exploiting set access locality

Journal of Systems Architecture: the EUROMICRO Journal
Branch target buffer design for embedded processors

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

A new architectural technique to reduce power dissipation in data caches is proposed. In multimedia applications, a major portion of data cache accesses hit in the same cache set continuously before going to a different set. This feature allows us to remove unnecessary driving power in data arrays as long as the same cache set is accessed incessantly. Power saving is achieved through buffering and accessing the cache set instead of the main data array. The proposed technique does not incur performance degradation and accomplishes up to 57% of power reduction for data caches.