CMOS Transistor Sizing for Minimization of Energy-Delay Product

Authors:
Christophe Tretz
Affiliations:
-
Venue:
GLSVLSI '96 Proceedings of the 6th Great Lakes Symposium on VLSI
Year:
1996

Citing 0
Cited 2

Formalizing designer's preferences for multiattribute optimization with application to leakage-delay tradeoffs

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect

Quantified Score

Hi-index	0.00

Visualization

Abstract