Switched Real-Time Ethernet and Earliest Deadline First Scheduling - Protocols and Traffic Handling
IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
IEEE Transactions on Parallel and Distributed Systems
Dual-Level traffic smoothing technique over switched ethernet for hard real-time communication
ISCIS'06 Proceedings of the 21st international conference on Computer and Information Sciences
Periodic message scheduling on a switched ethernet for hard real-time communication
HPCC'06 Proceedings of the Second international conference on High Performance Computing and Communications
Visualising Wireless Sensor Networks with NetViewer
International Journal of Ad Hoc and Ubiquitous Computing
Worst-case delay analysis of master-slave switched ethernet networks
Proceeings of the 2nd International Workshop on Worst-Case Traversal Time
| Hi-index | 0.00 |
Distributed multimedia applications require guaranteed quality of service (QoS) from the underlying networks. This paper describes the design, implementation, and evaluation of a real-time Fast Ethernet switch called EtheReal that provides bandwidth guarantees to real-time applications running on Ethernet without modification to the hardware and operating system on the host machines. At the heart of the EtheReal switch architecture is a novel real-time connection setup protocol that is completely transparent to the host machine's OS, and thus allows the switch to be deployed in a network of heterogeneous machines running different OS platforms. The only dependency of EtheReal on the hosts is their support for TCP/UDP/IP. In addition, the EtheReal switch uses an Ethernet address swapping technique for real-time packets, similar to ATM to avoid the complexity of maintaining a global connection ID space. Because of the inherent CRC support built into Ethernet hardware, this technique significantly reduces the total processing overhead compared to address swapping at higher network layers. The current EtheReal switch prototype is fully operational; and is built with off-the-shelf PC hardware. It is capable of supporting up to 640 Mbits/sec across 4 ports, and has a per-hop connection establishment overhead of 0.1-0.6 msec and a 10 µs non-real-time packet latency