Computation and communication refinement for multiprocessor SoC design: A system-level perspective
Proceedings of the 41st annual Design Automation Conference
| Hi-index | 0.00 |
Advances in semiconductor technology have improvedthe performance of integrated circuits, in general, andmicroprocessors, in particular, at a dazzling pace.Although, smaller transistor dimensions, lower powervoltages and higher operating frequencies havesignificantly increased the circuit sensitivity to transientand intermittent faults.In this paper we present thearchitecture of a fault-tolerant processor and analyze itsdependability with the aid of a generalized stochasticPetri net (GSPN) model.he effect of transient andintermittent faults is evaluated.It is concluded that fault-tolerance mechanisms, usually employed by custom designed systems, have to be integrated into commercial-off-the-shelf (COTS) devices, in order to mitigate the impact of higher rates of occurrence of the transient and intermittent faults.