A Technology-Scalable Architecture for Fast Clocks and High ILP

Authors:
Karthikeyan Sankaralingam;Ramadass Nagarajan;Steven W. Keckler;Doug Burger
Affiliations:
-;-;-;-
Venue:
A Technology-Scalable Architecture for Fast Clocks and High ILP
Year:
2001

Citing 0
Cited 4

A common machine language for grid-based architectures

ACM SIGARCH Computer Architecture News
A stream compiler for communication-exposed architectures

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
StreamIt: A Language for Streaming Applications

CC '02 Proceedings of the 11th International Conference on Compiler Construction
Language and compiler design for streaming applications

International Journal of Parallel Programming - Special issue: The next generation software program

Quantified Score

Hi-index	0.00

Visualization

Abstract

CMOS technology scaling poses challenges in designing dynamically scheduled cores that can sustain both high instruction-level parallelism and aggressive clock frequencies. In this paper, we present a new architecture that maps compiler-scheduled blocks onto a two-dimensional grid of ALUs. For the mapped window of execution, instructions execute in a dataflow-like manner, with each ALU forwarding its result along short wires to the consumers of the result. We describe our studies of program behavior and a preliminary evaluation that show that this architecture has the potential for both high clock speeds and high ILP, and may offer the best of both the VLIW and dynamic superscalar architectures.