Compiler-Directed Management of Instruction Accesses

Authors:
G. Chen;I. Kadayif;W. Zhang;M. Kandemir;I. Kolcu;U. Sezer
Affiliations:
-;-;-;-;-;-
Venue:
DSD '03 Proceedings of the Euromicro Symposium on Digital Systems Design
Year:
2003

Citing 0
Cited 2

BB-GC: Basic-Block Level Garbage Collection

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Link-time optimization for power efficiency in a tagless instruction cache

CGO '11 Proceedings of the 9th Annual IEEE/ACM International Symposium on Code Generation and Optimization

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a compiler-oriented strategy to reduce thememory system energy consumption due to instruction accessesand increase performance by exploiting scratch padmemories. Scratch pad memories (SPMs) are alternativesto conventional cache memories in embedded computing.These small on-chip memories, like caches, provide fast andlow-power access to data and instructions; but, they differfrom caches in that their contents are managed by softwareinstead of hardware. Our compiler framework keeps themost frequently used instructions in SPM and dynamicallychanges the contents of the SPM as the (instruction) workingset of the application changes.