Architectural analysis and instruction-set optimization for design of network protocol processors

Authors:
Haiyong Xie;Li Zhao;Laxmi Bhuyan
Affiliations:
University of California, Riverside, Riverside, CA;University of California, Riverside, Riverside, CA;University of California, Riverside, Riverside, CA
Venue:
Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Year:
2003

Citing 12
Cited 2

The X-Kernel: An Architecture for Implementing Network Protocols

IEEE Transactions on Software Engineering
The importance of non-data touching processing overheads in TCP/IP

SIGCOMM '93 Conference proceedings on Communications architectures, protocols and applications
The design and implementation of the 4.4BSD operating system

The design and implementation of the 4.4BSD operating system
Profiling and reducing processing overheads in TCP/IP

IEEE/ACM Transactions on Networking (TON)
Analysis of techniques to improve protocol processing latency

Conference proceedings on Applications, technologies, architectures, and protocols for computer communications
Speeding up protocols for small messages

Conference proceedings on Applications, technologies, architectures, and protocols for computer communications
Cache behavior of network protocols

SIGMETRICS '97 Proceedings of the 1997 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
Programmable Networks: Selected Challenges in Computer Networking

Computer
CommBench-a telecommunications benchmark for network processors

ISPASS '00 Proceedings of the 2000 IEEE International Symposium on Performance Analysis of Systems and Software
Trapeze/IP: TCP/IP at near-gigabit speeds

ATEC '99 Proceedings of the annual conference on USENIX Annual Technical Conference
Predictions for the core of the network

IEEE Internet Computing
Wide-area Internet traffic patterns and characteristics

IEEE Network: The Magazine of Global Internetworking

Overcoming the memory wall in packet processing: hammers or ladders?

Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems
Quantitative analysis of packet-processing applications regarding architectural guidelines for network-processing-engine development

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

TCP/IP protocol processing latency has been an important issue in high-speed networks. In this paper, we present an architectural study of TCP/IP protocol. We port the TCP/IP protocol stack from the 4.4 FreeBSD to the SimpleScalar simulation environment. The architectural characteristics, such as instruction level parallelism and cache behavior, are studied through simulation. We also compare the characteristics of TCP/IP protocol to that of SPECint benchmark programs. It turns out that the former is quite different from the latter due to the unique processing structure. Furthermore, in order to improve the effectiveness of instruction cache, frequent instruction pairs are analyzed, and corresponding architectural optimizations are made to the instruction set architecture. The performance is evaluated in the simulator. We find that a 23% improvement can be achieved by taking advantage of the optimization. The instruction set optimizations proposed in this paper will be helpful for the design of new programmable protocol processors in future.