Co-Processor Synthesis: A New Methodology for Embedded Software Acceleration

Authors:
Ben Hounsell;Richard Taylor
Affiliations:
-;-
Venue:
Proceedings of the conference on Design, automation and test in Europe - Volume 1
Year:
2004

Citing 0
Cited 6

Improving performance and energy consumption in embedded microprocessor platforms with a flexible custom coprocessor data-path

Proceedings of the 17th ACM Great Lakes symposium on VLSI
Exploring the speedups of embedded microprocessor systems utilizing a high-performance coprocessor data-path

The Journal of Supercomputing
Speedups in embedded systems with a high-performance coprocessor datapath

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Master Interface for On-chip Hardware Accelerator Burst Communications

Journal of VLSI Signal Processing Systems
Performance and energy consumption improvements in microprocessor systems utilizing a coprocessor data-path

Journal of Signal Processing Systems - Special Issue: Embedded computing systems for DSP
Outer loop pipelining for application specific datapaths in FPGAs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper introduces co-processor synthesis -- a methodology that provides design benefits by implementing hardware co-processors directly from embedded software. The paper examines the design benefits in this new approach vs behavioral synthesis and configurable processor methodologies.