An Arithmetic Structure for Test Data Horizontal Compression
Proceedings of the conference on Design, automation and test in Europe - Volume 1
Hi-index | 0.00 |
We propose a method for reducing test data volume onSystem on Chip (SoC) architecture. This method reducesthe required number of Automatic Test Equipment (ATE)output pins compared to the number of scan-in inputs onevery core (horizontal compression). Compression anddecompression are based on arithmetic operations andoperators.