Efficient Iterative Time Preconditioners for Harmonic Balance RF Circuit Simulation

Authors:
Fabrice Veersé
Affiliations:
Mentor Graphics (Ireland) Ltd, France
Venue:
Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Year:
2003

Citing 4
Cited 1

Efficient steady-state analysis based on matrix-free Krylov-subspace methods

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Efficient AC and noise analysis of two-tone RF circuits

DAC '96 Proceedings of the 33rd annual Design Automation Conference
New methods for speeding up computation of Newton updates in harmonic balance

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
The enchancing of efficiency of the harmonic balance analysis by adaptation of preconditioner to circuit nonlinearity

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference

Efficient harmonic balance simulation using multi-level frequency decomposition

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Efficient iterative time preconditioners for Krylov-basedharmonic balance circuit simulators are proposed.Some numerical experiments assess theirperformance relative to the well-known block-diagonalfrequency preconditioner and the previouslyproposed time preconditioners.