Focal-plane analog image processing

Authors:
Matthew A. Clapp;Viktor Gruev;Ralph Etienne-Cummings
Affiliations:
Department of Electrical and Computer Engineering, Johns Hopkins University, Baltimore, MD;Department of Electrical and Computer Engineering, Johns Hopkins University, Baltimore, MD;Department of Electrical and Computer Engineering, Johns Hopkins University, Baltimore, MD
Venue:
CMOS imagers
Year:
2004

Citing 8
Cited 0

A general purpose image processing chip orientation detection

NIPS '97 Proceedings of the 1997 conference on Advances in neural information processing systems 10
VLSI implementation of motion centroid localization for autonomous navigation

Proceedings of the 1998 conference on Advances in neural information processing systems II
Low-Noise Electronic System Design

Low-Noise Electronic System Design
Robot Vision

Robot Vision
Vision Chips: Implementing Vision Algorithms with Analog VLSI Circuits

Vision Chips: Implementing Vision Algorithms with Analog VLSI Circuits
Digital Image Processing

Digital Image Processing
Retinomorphic Chips that see Quadrupple Images

MICRONEURO '99 Proceedings of the 7th International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems
Invited Address: Integrated Memory/Logic Architecture for Image Processing

VLSID '98 Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this chapter, three systems for imaging and visual information processing at the focal plane are described: current-mode, voltage-mode and mixed-mode image processing. It is demonstrated how spatiotemporal image processing can be implemented in the current and voltage modes. A computation-on-readout (COR) scheme is highlighted; this scheme maximizes pixel density but still allows multiple processed images to be produced in parallel. COR requires little additional area and access time compared to a simple imager, and the ratio of imager to processor area increases drastically with scaling to smaller-feature-size CMOS technologies. In some cases, it is necessary to perform computations in a pixel-parallel manner while still retaining the imaging density and low-noise properties of an APS imager. Hence, an imager that uses both current-mode and voltage-mode imaging and processing is presented. The mixed-mode approach has some limitations, however, and these are described in detail. Three case studies are used to show the relative merits of the different approaches for focal-plane analog image processing.