Implicit vs. Explicit Resource Allocation in SMT Processors

Authors:
Francisco J. Cazorla;Peter M. W. Knijnenburg;Rizos Sakellariou;Enrique Fernandez;Alex Ramirez;Mateo Valero
Affiliations:
DAC, UPC, Spain;LIACS, Leiden University, the Netherlands;University of Manchester, UK;University of Las Palmas Gran Canaria, Spain;DAC, UPC, Spain;DAC, UPC, Spain
Venue:
DSD '04 Proceedings of the Digital System Design, EUROMICRO Systems
Year:
2004

Citing 0
Cited 3

Architectural support for real-time task scheduling in SMT processors

Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems
A fetch policy maximizing throughput and fairness for two-context SMT processors

APPT'05 Proceedings of the 6th international conference on Advanced Parallel Processing Technologies
Enhancing DCache warn fetch policy for SMT processors

ISPA'05 Proceedings of the Third international conference on Parallel and Distributed Processing and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

This talk will first review the challenges in the design of emerging complex systems-on-a-chip (SoC) at STMicroelectronics, from the perspective of our customers' requirements. We then present an approach to effectively integrate heterogenous parallel ...