Scalable One Chip Design for a Multiplex Tap with Timestamping

Authors:
Ralf Burda;Manfred Folgmann;Klaus Kolodziejczyk-Strunck
Affiliations:
University of Dortmund, Germany;University of Dortmund, Germany;HERAKOM GmbH, Germany
Venue:
LCN '04 Proceedings of the 29th Annual IEEE International Conference on Local Computer Networks
Year:
2004

Citing 0
Cited 3

Loop-free constrained path computation for hop-by-hop QoS routing

Computer Networks: The International Journal of Computer and Telecommunications Networking
Finding multi-constrained feasible paths by using depth-first search

Wireless Networks
Optimized multi constrained path quality of service routing protocol

WSEAS Transactions on Information Science and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

Precise tracking of delay, delay jitter and packet loss is one of the key issues in validating Quality of Service (QoS) goals in practice. As VoIP is deployed, low cost solutions are needed to enable a good coverage of hot spots even in the networks of medium sized or small enterprises. This paper reports on the development and integration of an appropriate capturing tool in a one chip core.