Integrating UML into SoC Design Process

Authors:
Qiang Zhu;Ryosuke Oishi;Takashi Hasegawa;Tsuneo Nakata
Affiliations:
Fujitsu Laboratories LTD., Japan;Fujitsu Laboratories LTD., Japan;Fujitsu Limited, Japan;Fujitsu Laboratories LTD., Japan
Venue:
Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Year:
2005

Citing 1
Cited 1

System-on-chip validation using UML and CWL

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

A model-driven engineering framework for embedded systems design

Innovations in Systems and Software Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we proposed a method for integrating UML model into the current SoC design process. UML is introduced as a formal model of specification for SoC design. The consistency and completeness of the specification is validated based on the formal UML model. The implementation is validated by a systematic derivation of test scenarios from UML model. The method has been applied to the design of a new media-processing chip for mobile devices. The application of the method shows that it is not only effective for finding logical errors in the implementation, but also eliminates errors due to inconsistency and incompleteness of the specification.