Design of a High-Speed Optical Interconnect for Scalable Shared-Memory Multiprocessors

Authors:
Avinash Karanth Kodi;Ahmed Louri
Affiliations:
University of Arizona;University of Arizona
Venue:
IEEE Micro
Year:
2005

Citing 1
Cited 5

Scalable Shared-Memory Multiprocessing

Scalable Shared-Memory Multiprocessing

Building Ultralow-Latency Interconnection Networks Using Photonic Integration

IEEE Micro
Technology-Driven, Highly-Scalable Dragonfly Topology

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Low-Cost 20 Gbps Digital Test Signal Synthesis Using SiGe and InP Logic

Journal of Electronic Testing: Theory and Applications
Extending a DWDM Optical Network Test System to 12 Gbps x4 Channels

Journal of Electronic Testing: Theory and Applications
Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects

Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

The architecture proposed here reduces remote memory access latency by increasing connectivity and maximizing channel availability for remote communication. It also provides efficient and fast unicast, multicast, and broadcast capabilities, using a combination of aggressively designed multiplexing techniques. Simulations show that this architecture provides excellent interconnect support for a highly scalable, high-bandwidth, low-latency network.