A Tile Size Selection Analysis for Blocked Array Layouts

Authors:
Evangelia Athanasaki;Nectarios Koziris;Panayiotis Tsanakas
Affiliations:
National Technical University of Athens;National Technical University of Athens;National Technical University of Athens
Venue:
INTERACT '05 Proceedings of the 9th Annual Workshop on Interaction between Compilers and Computer Architectures
Year:
2005

Citing 0
Cited 2

Using non-canonical array layouts in dense matrix operations

PARA'06 Proceedings of the 8th international conference on Applied parallel computing: state of the art in scientific computing
Tuning blocked array layouts to exploit memory hierarchy in SMT architectures

PCI'05 Proceedings of the 10th Panhellenic conference on Advances in Informatics

Quantified Score

Hi-index	0.00

Visualization

Abstract

Trace-Level Speculative Multithreaded Processors exploit trace-level speculation by means of two threads working cooperatively. One thread, called the speculative thread, executes instructions ahead of the other by speculating on the result of several ...