Prototyping Architectural Support for Program Rollback Using FPGAs

Authors:
Radu Teodorescu;Josep Torrellas
Affiliations:
University of Illinois at Urbana-Champaign;University of Illinois at Urbana-Champaign
Venue:
FCCM '05 Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Year:
2005

Citing 0
Cited 5

SWICH: A Prototype for Efficient Cache-Level Checkpointing and Rollback

IEEE Micro
The case for hardware transactional memory in software packet processing

Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
NetTM: faster and easier synchronization for soft multicores via transactional memory

Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays
Application-specific signatures for transactional memory in soft processors

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Application-specific signatures for transactional memory in soft processors

ARC'10 Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a processor and memory-hierarchy prototype based on FPGAs that provides hardware support for program rollback. We use this prototype to demonstrate how compiler- or user-controlled speculative execution can help in debugging production codes. The system is based on a synthesizable VHDL implementation of a 32-bit processor compliant with the SPARC V8 architecture. We conduct experiments on applications with real bugs. The applications run on top of a version of Linux ported to this hardware. Our experiments show that our system is able to successfully execute the buggy code sections speculatively. This allows the thorough characterization of the faulty code through repeated rollback and re-execution. Moreover, the hardware extensions we made to the baseline system increase the hardware resource requirements by less than 4.5%.