Evaluation of Code Generation Strategies for Scalar Replaced Codes in Fine-Grain Configurable Architectures

  • Authors:

  • Pedro C. Diniz

  • Affiliations:

  • University of Southern California

  • Venue:
  • FCCM '05 Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
  • Year:
  • 2005

Quantified Score

Hi-index 0.00

Visualization

Abstract

Fine-grain configurable architectures such as contemporary Field-Programmable Gate-Arrays (FPGAs) offer ample opportunities for data reuse through application-specific storage structures, making them an ideal target for memory-intensive image/signal processing computations. In this paper we explore the area and time trade-off in terms of configurable resources and overall wall-clock time of several implementation schemes that exploit opportunities for data reuse using scalar replacement in fine-grain FPGAs. The preliminary results, on a Xilinx VirtexTM FPGA device, reveal that rotation-based solutions combined with predicated accesses tend to lead to higher-quality designs.