Identification of microprogrammable loops for problem oriented architecture synthesis

Authors:
H. Shin;M. Malek
Affiliations:
University of Texas at Austin, Austin, Texas;University of Texas at Austin, Austin, Texas
Venue:
ACM SIGMICRO Newsletter
Year:
1983

Citing 4
Cited 1

Flow Analysis of Computer Programs

Flow Analysis of Computer Programs
Algorithms for a self-tuning microprogrammed computer

MICRO 10 Proceedings of the 10th annual workshop on Microprogramming
Control flow analysis

Proceedings of a symposium on Compiler optimization
Principles of Compiler Design (Addison-Wesley series in computer science and information processing)

Principles of Compiler Design (Addison-Wesley series in computer science and information processing)

Migration implementation by integrating microprogramming and HLL programming

MICRO 17 Proceedings of the 17th annual workshop on Microprogramming

Quantified Score

Hi-index	0.00

Visualization

Abstract

The performance of a microprogrammable computer with the writable control memory can be improved by embedding a loop as a single microprogrammed instruction. This paper presents an algorithm for the identification of microprogrammable loops based on the construction of an interval. Also, implementation strategies are discussed with respect to such implementation phases as synthesis of a new instruction and its loading into the control memory. Finally, from the performance point of view, the problem oriented architecture synthesis is compared with the CPU operation overlap.