Evaluating instruction cache vulnerability to transient errors
ACM SIGARCH Computer Architecture News