The art of computer programming, volume 1 (3rd ed.): fundamental algorithms
The art of computer programming, volume 1 (3rd ed.): fundamental algorithms
An efficient data structure for the simulation event set
Communications of the ACM
Bit-Slice Microprocessor Design
Bit-Slice Microprocessor Design
Direct execution of lisp on a list_directed architecture
ASPLOS I Proceedings of the first international symposium on Architectural support for programming languages and operating systems
The discrete event simulation computer - DESC
ACM SIGSIM Simulation Digest
| Hi-index | 0.00 |
List processing plays a central role in simulation programs. It is apparent that a distributed list processing is essential for a distributed simulation. The list processor reported here is a special microprogrammed processor, according to the co-processor concept, whose architecture 1) is optimized for the execution of list and arithmetic operations, and 2) support distributed list processing on several list processors. In order to accommodate a wide range of list applications a comprehensive basic instruction set has been implemented which allows the execution of many desired list operations, e.g. complex searching and sorting algorithms. For a specific application (e.g. event list manipulation) a high level instruction set can be built by using these basic instructions. For attribute manipulation an arithmetic instruction set (floating point) is also included.