A clustering technique to optimize hardware/software synchronization

Authors:
Junyu Peng;Samar Abdi;Daniel Gajski
Affiliations:
CECS, UC Irvine, Irvine, CA;CECS, UC Irvine, Irvine, CA;CECS, UC Irvine, Irvine, CA
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 4
Cited 0

Closeness metrics for system-level functional partitioning

EURO-DAC '95/EURO-VHDL '95 Proceedings of the conference on European design automation
Graph based communication analysis for hardware/software codesign

CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The extended partitioning problem: hardware/software mapping and implementation-bin selection

RSP '95 Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping (RSP'95)

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we present a scheme for reducing the amount of synchronization overhead needed between components, after HW/SW partitioning, to preserve the original control flow of the specification. Since traffic between components is expensive, our scheme can significantly enhance the performance of the system implementation. Our optimization technique dynamically groups the tasks in the specification such that synchronization for different tasks can be shared. The grouping depends on the partitioning decision, and hence, is performed during the generation of the partitioned model. We apply our grouping algorithm for various partitions on system level models of industry standard designs. The experimental results show significant reduction in synchronization overhead compared to the unoptimized model.