An Analysis Method with Failure Scenario Matrix for Specifying Unexpected Obstacles in Embedded Systems

  • Authors:
  • Toshiro Mise;Masaaki Hashimoto;Keiichi Katamine;Yasufumi Shinyashiki;Naoyasu Ubayashi;Takako Nakatani

  • Affiliations:
  • Matsushita Electoric Works System Solutions Co., Ltd.;Kyushu Institute of Technology;Kyushu Institute of Technology;Matsushita Electoric Works, Ltd.;Kyushu Institute of Technology;S-Lagoon Co., Ltd.

  • Venue:
  • APSEC '05 Proceedings of the 12th Asia-Pacific Software Engineering Conference
  • Year:
  • 2005

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper describes an analysis method with failure scenario matrix for specifying unexpected obstacles in order to improve the quality of embedded systems. Although embedded software has become increasingly large in scale and complexity, companies are requiring the software to be developed within shorter periods of time. Therefore, the quality of the software is bound to suffer. This problem is one of the most serious concerns in a coming age of ubiquitous embedded systems. In order to improve the quality, it is very important to specify the forbidden behavior of embedded systems. The forbidden behavior of unexpected obstacles is analyzed by using a matrix and scenarios. This paper provides a detailed description of the analysis method used, in particular the cause, phenomenon, and goal in the scenario, relating them to each other by using a matrix.