A New BIST Solution for System-on-Chip

  • Authors:

  • Zhang Ling;Kuang Jishun

  • Affiliations:

  • Hunan University, China;Hunan University, China

  • Venue:
  • PRDC '05 Proceedings of the 11th Pacific Rim International Symposium on Dependable Computing
  • Year:
  • 2005

Quantified Score

Hi-index 0.00

Visualization

Abstract

The paper presents a new solution to the test of core-based systems based on the low-power BIST scheme. Cores in the system are divided into several groups. Each group has a BIST scheme. The cores in the same group share the low-power BIST that consists of a LFSR and a mapping logic, and the cores are tested in sequence. The cores not in the same group are tested concurrently. The target of the solution is to minimize the test time under the power constraint. Simulative experimental results show that our solution saves a significant amount of test time under the power constraint, and the hardware overhead is not high.