ASIP architecture for multi-standard wireless terminals

Authors:
D. Lo Iacono;J. Zory;E. Messina;N. Piazzese;G. Saia;A. Bettinelli
Affiliations:
Advanced System Technology, STMicroelectronics;Advanced System Technology, STMicroelectronics;Advanced System Technology, STMicroelectronics;Advanced System Technology, STMicroelectronics;Advanced System Technology, STMicroelectronics;Advanced System Technology, STMicroelectronics
Venue:
Proceedings of the conference on Design, automation and test in Europe: Designers' forum
Year:
2006

Citing 1
Cited 1

Frequency domain equalization for single-carrier broadband wireless systems

IEEE Communications Magazine

Power Efficient SDR Implementation of IEEE 802.11a/p Physical Layer

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents the Block Processing Engine (BPE), an Application Specific Instruction-Set Processor (ASIP) explicitly designed for the implementation of multi-standard wireless terminals. Thanks to a high level of parallelism and a consistent use of pipeline, the BPE architecture fully satisfies stringent real-time constraints imposed by emerging technologies. Its efficiency has been proven through the implementation, the physical synthesis for the CMOS 90nm STM technology and the FPGA prototyping on the ARM Versatile platform of a dual-standard Frequency Domain Equalizer (FDE) supporting the 3GPP HSDPA and the IEEE 802.11a standards.