Communication and co-simulation infrastructure for heterogeneous system integration

Authors:
Guang Yang;Xi Chen;Felice Balarin;Harry Hsieh;Alberto Sangiovanni-Vincentelli
Affiliations:
University of California, Berkeley, CA;University of California, Riverside, CA;Cadence Berkeley Laboratories, Berkeley, CA;University of California, Riverside, CA;University of California, Berkeley, CA
Venue:
Proceedings of the conference on Design, automation and test in Europe: Proceedings
Year:
2006

Citing 9
Cited 0

A system for compiling and debugging structured data processing controllers

EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
MILAN: A Model Based Integrated Simulation Framework for Design of Embedded Systems

OM '01 Proceedings of the 2001 ACM SIGPLAN workshop on Optimization of middleware and distributed systems
High-Level specification and automatic generation of IP interface monitors

Proceedings of the 39th annual Design Automation Conference
Metropolis: An Integrated Electronic System Design Environment

Computer
A Heterogeneous and Distributed Co-Simulation Environment

Proceedings of the 15th symposium on Integrated circuits and systems design
Automatic generation of interfaces for distributed C-VHDL cosimulation of embedded systems: an industrial experience

RSP '96 Proceedings of the 7th IEEE International Workshop on Rapid System Prototyping (RSP '96)
Functional verification methodology based on formal interface specification and transactor generation

Proceedings of the conference on Design, automation and test in Europe: Proceedings
A framework for comparing models of computation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
System-level design: orthogonalization of concerns and platform-based design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

With the increasing complexity and heterogeneity of embedded electronic systems, a unified design methodology at higher levels of abstraction becomes a necessity. Meanwhile, it is also important to incorporate the current design practice emphasizing IP reuse at various abstraction levels. However, the abstraction gap prohibits easy communication and synchronization in IP integration and co-simulation. In this paper, we present a communication infrastructure for an integrated design framework that enables co-design and co-simulation of heterogeneous design components specified at different abstraction levels and in different languages. The core of the approach is to abstract different communication interfaces or protocols to a common high level communication semantics. Designers only need to specify the interfaces of the design components using extended regular expressions; communication adapters can then be automatically generated for the co-simulation or other co-design and co-verification purposes.