Architectural and technology influence on the optimal total power consumption

Authors:
Schuster Christian;Nagel Jean-Luc;Piguet Christian;Farine Pierre-André
Affiliations:
University of Neuchâtel, Switzerland;University of Neuchâtel, Switzerland;CSEM, Neuchâtel, Switzerland;University of Neuchâtel, Switzerland
Venue:
Proceedings of the conference on Design, automation and test in Europe: Proceedings
Year:
2006

Citing 2
Cited 0

Optimization of VDD and VTH for low-power and high speed applications

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, an approximated closed-form total power consumption equation for circuits working at their optimal supply and threshold voltage is presented. Comparisons of this formula to the numerical calculation show an error less than 3% on a set of thirteen 16 bit multipliers. Starting from this equation the influence of architecture transformations (including pipelining, parallelization, sequentialization) on the optimal total power is discussed. Finally, by a similar approach, the impact of the technology choice on achievable power saving is considered, showing how a moderated tradeoff between leakage and speed is the key characteristic of a good low power technology.