Hierarchical power distribution and power management scheme for a single chip mobile processor

  • Authors:
  • Toshihiro Hattori;Takahiro Irita;Masayuki Ito;Eiji Yamamoto;Hisashi Kato;Go Sado;Tetsuhiro Yamada;Kunihiko Nishiyama;Hiroshi Yagi;Takao Koike;Yoshihiko Tsuchihashi;Motoki Higashida;Hiroyuki Asano;Izumi Hayashibara;Ken Tatezawa;Yasuhisa Shimazaki;Naozumi Morino;Yoshihiko Yasu;Tadashi Hoshi;Yujiro Miyairi;Kazumasa Yanagisawa;Kenji Hirose;Saneaki Tamaki;Shinichi Yoshioka;Toshifumi Ishii;Yusuke Kanno;Hiroyuki Mizuno;Tetsuya Yamada;Naohiko Irie;Reiko Tsuchihashi;Nobuto Arai;Tomohiro Akiyama;Koji Ohno

  • Affiliations:
  • Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Renesas Technology Corp., Tokyo, Japan;Hitachi ULSI Systems, Fukuoka, Japan;Hitachi, Ltd., Tokyo, Japan;Hitachi, Ltd., Tokyo, Japan;Hitachi, Ltd., Tokyo, Japan;Hitachi, Ltd., Tokyo, Japan;NTT DoCoMo, Inc., Knagawa, Japan;NTT DoCoMo, Inc., Knagawa, Japan;NTT DoCoMo, Inc., Knagawa, Japan;NTT DoCoMo, Inc., Knagawa, Japan

  • Venue:
  • Proceedings of the 43rd annual Design Automation Conference
  • Year:
  • 2006

Quantified Score

Hi-index 0.00

Visualization

Abstract

A hierarchical power distribution methodology that enables more than dozen power domains in a chip and a power management scheme using 20 power domains are described. This method can achieve very low leakage current in the partial active mode of a single chip mobile processor. The single chip mobile processor embedded three CPU's that is baseband processor, application processor, and multi-media processor. In the "waiting for calling" mode of the mobile handsets, application processor and multi-media processor part can be power-off. This chip can power off these power domains although the some of baseband parts are actively operating.. Many new techniques for multiple power domains in the chip are described.This paper describes the output of two projects. (1) Fundamental circuits research on hierarchical power domain = joint research by Hitachi, Ltd. and Renesas Technology Corp.[4] (2) LSI design for one chip mobile processor = joint development by NTT DoCoMo Inc. and Renesas Technology Corp.[5].